These features are built over and above an already existing legacy Verilog environment. Random verification for generic designs ... Figure-9: Code Snippet for the Sequencer Block The below diagram ...